<?xml version="1.0" encoding="UTF-8"?>

<?xml-stylesheet type="text/xsl" href="/static/oaitohtml.xsl"?>

<!--
<?xml-stylesheet type="text/xsl" href="/oaitohtml.xsl"?>
-->

<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
    <responseDate>2026-10-15T00:37:25Z</responseDate>
    <request verb="GetRecord" metadataPrefix="oai_dc" identifier="10.57760/sciencedb.39877" >https://www.scidb.cn/oai</request>
<GetRecord>
    <record>
    <header >
    <identifier>10.57760/sciencedb.39877</identifier>
    <datestamp>2026-06-15T10:07:45Z</datestamp>
</header>
    <metadata>
        
<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
  <dc:date>2026-06-15</dc:date>
  <dc:title>Hardware Design of a Highly Integrated RFSoC-Based Platform for Wideband Spectrum Sensing</dc:title>
  <dc:identifier>doi:10.57760/sciencedb.39877</dc:identifier>
  <dc:language>en</dc:language>
  <dc:description>Wideband spectrum sensing demands receiving front-ends with wide instantaneous bandwidth and high integration density, posing significant system-level hardware design challenges. This paper presents the system-level hardware design of a highly integrated, single-board software-defined radio (SDR) platform built around the Xilinx XCZU27DR Radio Frequency System-on-Chip (RFSoC). The platform integrates gigasample-per-second (Gsps) data converters, FPGA programmable logic, multi-core ARM processors, 2 GB of DDR4 memory, and diverse high-speed peripheral interfaces onto a single board measuring 150 mm by 100 mm. Key design strategies are detailed, including a hierarchical power supply scheme that employs DC-DC converters for digital circuits and low-dropout regulators (LDOs) for noise-sensitive analog circuits; a low-jitter clock synthesis module based on the LMK04832 that preserves ADC dynamic performance at Gsps sampling rates; and an RF front-end that uses a balun transformer for impedance matching and single-ended-to-differential conversion at the integrated RF-ADC input. The platform adopts a heterogeneous computing architecture combining the processing system (PS) and programmable logic (PL), supporting both distributed and standalone processing modes. The proposed design offers a highly integrated hardware solution for wideband spectrum sensing and other SDR applications.</dc:description>
  <dc:subject>RFSoC; software-defined radio; spectrum sensing; FPGA; system-level design; heterogeneous computing</dc:subject>
  <dc:creator>Jiyingshuo Hu</dc:creator>
  <dc:creator>Jianxiang Xu</dc:creator>
  <dc:creator>Yonghui Huang</dc:creator>
  <dc:creator>Li Zhou</dc:creator>
  <dc:creator>Yan Zhu</dc:creator>
  <dc:rights>EMBARGO</dc:rights>
  <dc:rights>https://creativecommons.org/licenses/by-nc-nd/4.0/</dc:rights>
  <dc:type>dataset</dc:type>
  <dc:publisher>Science Data Bank</dc:publisher>
</oai_dc:dc>

    </metadata>
</record>
</GetRecord>
</OAI-PMH>