<?xml version="1.0" encoding="UTF-8"?>

<?xml-stylesheet type="text/xsl" href="/static/oaitohtml.xsl"?>

<!--
<?xml-stylesheet type="text/xsl" href="/oaitohtml.xsl"?>
-->

<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
    <responseDate>2026-10-11T02:10:59Z</responseDate>
    <request verb="GetRecord" metadataPrefix="oai_dc" identifier="10.57760/sciencedb.hjs.00626" >https://www.scidb.cn/oai</request>
<GetRecord>
    <record>
    <header >
    <identifier>10.57760/sciencedb.hjs.00626</identifier>
    <datestamp>2026-02-05T09:48:50Z</datestamp>
</header>
    <metadata>
        
<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
  <dc:date>2026-02-05</dc:date>
  <dc:title>Research Dataset on Proton Single-Event Effects in SRAM-based FPGAs Fabricated with 16nm FinFET Technology</dc:title>
  <dc:identifier>doi:10.57760/sciencedb.hjs.00626</dc:identifier>
  <dc:language>en</dc:language>
  <dc:description>Irradiation Test Site: Proton Accelerator, Xinjiang Technical Institute of Physics and Chemistry, Chinese Academy of SciencesIrradiation Test Period: December 2024 - July 2025Irradiation Test Samples: Xilinx Virtex UltraScale+ XCVU3P FFVC1517AAZ FPGA chips manufactured by AMD Inc.Test System: QDRPOT1GC Control and Communication SystemIrradiation Test Data Acquisition: The single event upset and single event latch-up data of the devices were obtained through online monitoring.Simulation Content: Monte Carlo simulation was performed with Geant4 software to acquire the charge deposition information induced by the bombardment of the chips by protons with different energies; TCAD software was used to conduct the simulation of single event latch-up effect of 16 nm FinFET 1.8 V I/O devices, and the simulation results of transient current response of the devices under different LET conditions were obtained.Data Processing and Presentation: Graph plotting was carried out with Origin software.</dc:description>
  <dc:subject>Single Event Upset (SEU); Single Event Latch-up (SEL); Monte Carlo; FPGA (Field Programmable Gate Array); 16 nm FinFET</dc:subject>
  <dc:creator>luo zi kang</dc:creator>
  <dc:creator>Zheng Qiwen</dc:creator>
  <dc:creator>Shi Chengcheng</dc:creator>
  <dc:creator>Cui Jiangwei</dc:creator>
  <dc:creator>Shi Weilei</dc:creator>
  <dc:creator>Guo Qi</dc:creator>
  <dc:creator>Li Yudong</dc:creator>
  <dc:rights>RESTRICTED</dc:rights>
  <dc:type>dataset</dc:type>
  <dc:publisher>Science Data Bank</dc:publisher>
</oai_dc:dc>

    </metadata>
</record>
</GetRecord>
</OAI-PMH>