<?xml version="1.0" encoding="UTF-8"?>

<?xml-stylesheet type="text/xsl" href="/static/oaitohtml.xsl"?>

<!--
<?xml-stylesheet type="text/xsl" href="/oaitohtml.xsl"?>
-->

<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
    <responseDate>2026-10-10T06:40:12Z</responseDate>
    <request verb="GetRecord" metadataPrefix="oai_dc" identifier="10.57760/sciencedb.j00186.00315" >https://www.scidb.cn/oai</request>
<GetRecord>
    <record>
    <header >
    <identifier>10.57760/sciencedb.j00186.00315</identifier>
    <datestamp>2024-09-09T11:19:21Z</datestamp>
</header>
    <metadata>
        
<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
  <dc:date>2024-09-09</dc:date>
  <dc:title>Data support of 《Low-noise and high-rate front-end ASIC for APD detectors in STCF ECAL》</dc:title>
  <dc:identifier>doi:10.57760/sciencedb.j00186.00315</dc:identifier>
  <dc:language>en</dc:language>
  <dc:description>This study presents a low-noise, high-rate front-end readout application-specific integrated circuit (ASIC) designed for the electromagnetic calorimeter (ECAL) of the Super Tau-Charm Facility (STCF). To address the high background-count rate in the STCF ECAL, the temporal features of signals are analyzed node-by-node along the chain of the analog front-end circuit. Then, the system is optimized to mitigate the pile-up effects and elevate the count rate to megahertz levels. First, a charge-sensitive amplifier (CSA) with a fast reset path is developed, enabling quick resetting when the output reaches the maximum amplitude. This prevents the CSA from entering a pulse-dead zone owing to amplifier saturation caused by the pile-up. Second, a high-order shaper with baseline holder circuits is improved to enhance the anti-pile-up capability while maintaining an effective noise-filtering performance. Third, a high-speed peak detection and hold circuit with an asynchronous first-input-first-output buffer function is proposed to hold and read the piled-up signals of the shaper. The ASIC is designed and manufactured using a standard commercial 1P6M 0.18 &amp;mu;m mixed-signal CMOS process with a chip area of 2.4mm &amp;times; 1.6mm. The measurement results demonstrate a dynamic range of 4&amp;ndash;500 fC with a nonlinearity error below 1.5%. For periodically distributed input signals, a count rate of 1.5MHz/Ch is achieved with a peak time of 360 ns, resulting in an equivalent noise charge (ENC) of 2500 e&amp;minus;. The maximum count rate is 4MHz/Ch at a peak time of 120 ns. At a peak time of 1.68 &amp;mu;s with a 270 pF external capacitance, the minimum ENC is 1966 e&amp;minus;, and the noise slope is 3.08 e&amp;minus;/pF. The timing resolution is better than 125 ps at an input charge of 200 fC. The power consumption is 35mW/Ch.</dc:description>
  <dc:subject>Readout electronics; APD; Charge measurement; High count rate; STCF</dc:subject>
  <dc:creator>chao liu</dc:creator>
  <dc:creator>Ran Zheng</dc:creator>
  <dc:creator>Jia Wang</dc:creator>
  <dc:creator>Xiao-Min Wei</dc:creator>
  <dc:creator>Fei-Fei Xue</dc:creator>
  <dc:creator>Rui-Guang Zhao</dc:creator>
  <dc:creator>Yann Hu</dc:creator>
  <dc:rights>PUBLIC</dc:rights>
  <dc:rights>https://creativecommons.org/licenses/by/4.0/</dc:rights>
  <dc:type>dataset</dc:type>
  <dc:relation>http://www.doi.org/10.1007/s41365-025-01640-4</dc:relation>
  <dc:publisher>Science Data Bank</dc:publisher>
</oai_dc:dc>

    </metadata>
</record>
</GetRecord>
</OAI-PMH>